Abstract
Introduction
With the widening gap between processor and memory speeds, program performance relies heavily upon the effective use of a machine's memory hierarchy. In order to obtain good application performance on modern systems, the compiler and architecture must address two important factors in memory system performance: (1) data locality and (2) load speculation. To improve locality in programs, compilers have traditionally used *This work was partially by NSF grant either static analysis of regular array references or profiling to determine the locality of memory operations. Unfortunately, static analysis has limited applicability when index arrays or pointer operations are used in addressing and when determining locality across multiple loop nests. On the other hand, profiling-based techniques typically cannot adapt to program input changes. Similarly, numerous hardware techniques exist for determining when a load may be speculatively issued prior to the completion of a preceding store in order to improve superscalar performance [3, 14, but compiler-based solutions typically do not yield good results across a wide spectrum of benchmarks.
Recently, reuse distance analysis [4, 5, 10, has proven to be a good mechanism to predict the memory behavior of programs over varied input sets. The reuse distance of a memory reference is defined as the number of distinct memory locations accessed between two references to the same memory location. Both program and instruction-based [5, reuse distance have been predicted accurately across all program inputs using a few profiling runs. Reuse-distance analysis uses curve fitting to predict reuse distance as a function of a program's data size. By quantifying reuse as a function of data size, the information obtained via a few profiled allows the prediction of reuse to be quite accurate over varied data sizes.
In this paper, we expand the concept of reuse distance to encompass other types of distances between memory references. We introduce the concept of memory distance,where the memory distance of a reference is a dynamic quantifiable distance in terms of memory references between two accesses to the same memory location. In our terminology, reuse distance is a form of memory distance. We present a new method for instruction-based memory distance analysis that handles some of the complexities exhibited in integer programs and use that analysis to predict both long and short memory distances accurately. We apply the improved memory distance analysis to the problem of identifying critical instructions -those instructions that cause 95% of the misses in a program -and to the problem of memory dependence prediction. Predicting miss rates and identifying critical instructions requires our analysis to predict large memory distance accurately. In contrast, determining when a particular load instruction may be issued ahead of a preceding store instruction requires us to predict short memory distance accurately.
Across a set of the SPEC2000 benchmark suite we are able to predict short and long memory distances accurately (above a 90% accuracy in most cases). In addition, our experiments show that we are able to predict L2 miss rates with an average 92% accuracy and identify an average of 92% and 89% of the critical instructions in a program using memory distance analysis for floatingpoint and integer programs, respectively. Furthermore, our experiments show that using memory distance prediction to disambiguate memory references yields performance competitive with well-known hardwarememory disambiguation mechanisms, without requiring hardware to detect when a load may be issued ahead of a preceding store speculatively. The static schemes achieve performance within 5% of a store set implementation for floating point programs and within 10%for integer programs
We begin the rest of this paper with a review of reuse distance analysis. Then, we present our memory-distance analysis and experiments examining instruction-based memory distance prediction, cache miss-rate prediction, critical instruction detection, and memory-distance based memory disambiguation. We conclude with a discussion of work related to locality analysis and memory disambiguation, and a discussion of future work.
Reuse-distance Analysis
In this section, we describe the reuse distance and program locality analysis of Ding et al. Their work uses a histogram describing reuse distance distribution for the whole program. Each bar in the histogram consists of the portion of memory references whose reuse distance falls into the same range. Ding et al. investigate dividing the consecutive ranges linearly, logarithmically, or simply by making the number of references in a range a fixed portion of total references.
Ding et al. define the size of an input as the largest reuse distance. Given two histograms with different data sizes, they find the locality histogram of a third data size is predictable in a selected set of benchmarks. The reuse-distance prediction step generates the histogram for the third input using the data size of that third input. The data size of the third input can be obtained via sampling. Typically, one can use this method to predict a locality histogram for a large data input of a program based on training runs of a pair of small inputs.
Let be the distance of the bin in the first histogram and be that in the second histogram. Assuming that and are the data sizes of two training inputs, we can fit the reuse distances through two coefficients, and and a function as follows.
Once the function is fixed, and can be calculatedand the equation can be applied to another data size to predict reuse distance distribution. Ding et al. try several types of fitting functions, such as linear or square root, and choose the best fit.
Memory distance may be computed at any granularity in the memory hierarchy. For predicting miss rates and identifying critical instructions,we computememory distance at the granularityof the cache line. For memory disambiguation, we compute memory distance at the granularity of a memory address.
Ding et al. compute reuse distances for each address referenced in the entire program without relating those distances to the instructions that cause the memory access. We observe that Ding et model can be extended to predict various input-related program behaviors, such as memory distance and execution frequency, at the instruction level. We examine mapping the memory distances to the instructions that cause the memory accesses and then compute the memory distances for each load instruction. In addition, we develop a scheme to group related memory distances that improves prediction accuracy. Sections 3 through 5 discuss our extensions for predicting memory distance at the instruction level and the application of memory distance to optimization.
Reuse Distance Prediction
Reuse distance is one form of memory distance that is applicable to analyzing the cache behavior of programs. Although previous work has shown that the reuse distance distribution of the whole program [4] and each instruction [5] is predictable for floating-pointprograms, it is unclear whether the reuse distances of an instruction show the same predictability for integer programs. Our focus is to predict the reuse distance distribution and miss rate of each instruction for a third input given the collected and analyzed reuse distances of each instruction in two training inputs of different size. When collecting reuse distance statistics, we simply map the reuse distancesof an address to the instructions that access the address. Thus, the reuse distance for an instruction is the set of reuse distances of the addresses that the instruction references. In this section, we discuss our methods to predict instruction-basedreuse distance, including an enhancementto improve predictability of integer programs. We use the predicted reuse distances to estimate cache misses on a per instruction basis in Section 4.
To apply per instructionreuse distance and miss rate prediction on the fly, it is critical to represent the reuse distances of the training runs as simply as possible without sacrificing much prediction accuracy. For the training runs, we collect the reuse distances of each instruction and store the number of instances (frequency) for each bin. We also record the minimum, maximum, and mean distances within each bin. A bin is active if there exists an Occurrence of reuse in the bin. We note that at most 8 words of information max, mean and frequency) are needed for most instructions in order to track their reuse distances since most instructions need only two bins. Our work uses logarithmic division for distances less than and uses bins for distances greater than Although we collect memory distance using fixed bin boundaries, those bins do not necessarily reflect the real distribution, particularly at the instruction level. For example, the set of related reuse distances may cross bin boundaries. We define a locality pattern as the set of nearby related reuse distances for an instruction. One instruction may have multiple locality To construct locality patterns, adjacent bins can be merged into a single pattern. Fang et al. [5] merge adjacent bins and assume a uniform distribution of distance frequency for the resulting locality pattern Assuming a uniform distribution works well for floating-point programs but, as we show in Section 4, performs poorly for integer programs, particularly for miss-rate prediction. Reuse distance often does not exhibit a uniform distributionin integer programs. In this section, we propose a new bin merging method that performs well on both integer and floating-point The set merged binsfor an instruction make up its locality patterns. We observe that this additional merging pass reflects the locality patterns of each instruction and notably improves prediction accuracy since the patterns of reuse distance may cross the predefined bin bounds. As illustrated in Figure 2 , the four bins are merged as one pattern and the remaining two merged as the other. We represent the constructed locality patterns just as with the original bins using a mean, max, mean and frequency for the pattern. For a pattern, its mean is the mean of the bin with the maximum frequency and its frequency records the totalfrequency of all merged bins. Using mean, and frequency of each pattern, we indeed model up to two linear frequency distributions in each pattern split by its mean.
Following the prediction model discussed in Section 2, the reuse distance patterns of each instruction for a third input can be predicted through two training runs. For each instruction, we predict its pattern by fitting the pattern in each of the training runs. The fitting function is then used to find the minimum, maximum, and mean distance, and the frequency of the predicted Figure 2 . Pattern formation pattern. Note that this prediction is simple and fast, making it a good candidate for inclusion in adaptive compilation.
For reuse distance prediction, we compute both the prediction coverage and the prediction accuracy. Prediction coverage indicates the percentage of instructions whose reuse distance distribution can be predicted. Prediction accuracy indicates the percentage of instructions whose reuse distance distribution is correctly predicted by our model. An instruction's reuse distance distribution can be predicted if and only if the instruction occurs in both of the training runs and all of its reuse distance patterns are regular. A pattern is said to be regular if the pattern occurs in both training runs and its reuse distance does not decrease in the larger input size. Although irregular patterns do not occur often in all our experimental benchmarks (7-8% of the instructions on average), they occur more often in the integer programs.
An instruction's reuse distance distribution is said to be correctly predicted if and only if all of its patterns are correctly predicted. In the experiments, we cross-validate this prediction by comparing the predicted locality patterns with the collected patterns through a real run. The prediction is said to be correct if the predicted pattern and the observed pattern fall into the same set of bins, or they overlap by at least 90%. Given two patterns A and such that < we say that A and overlapby at least 90% if min, ) 0.9
We have chosen an overlap factor of 90%because it yields the necessary accuracy for us to predict miss rates effectively. Since we use floating-point fitting functions to predict reuse distance some error must be tolerated. We note that, however, the effect on prediction accuracy varies by less than 1% if we require predicted patterns to have a 95% overlap with the actual patterns.
Experimental Methodology
To compute reuse distance, we instrument the program binaries using Atom to collect the data addresses for all memory instructions. The Atom scripts incorporate Ding and Zhong's reuse-distance collection tool [4, into our analyzer to obtain reuse distances. During profiling, our analysis records the line based reuse distance distribution for each individual memory instruction using a cache-line size of 64bytes.
We examine 11 programs from SPEC and profrom SPEC Tables 1 and 2 list the programs that we use. The remaining four benchmarks in and are not included because we could not get them to compile correctly on our Alpha cluster. We use version 5.5 of the Compaq compilers using the -03 optimization flag to compile the programs. Since SPEC does not provide two train input sets for feedback-directed optimization with all benchmarks, we use the test and the train input sets. Using the reuse distances measured for the test and train input sets, we predict for the reference input sets. Even though Hsu et [9] show that the test input set does not represent the cache behavior of the program well due to its small size, we obtain good results since we can characterize the effects of a change in data size on the cache behavior using small inputs and translate those changes into the cache effects for a large input without using that large input set. We verify this claim in Section 4.
In the data reported throughout the rest of this paper, we report dynamic weighting of the results. The dynamic weighting weights each static instruction by the number of times it is executed. For instance, if a program contains two memory instructions, A and B, we correctly predict the result for instruction A and incorrectly predict the result for instruction B, and instruction A is executed 80 times and instruction B is executed 20 times, we have an 80% dynamic prediction accuracy.
In the remainder of this paper, we present the data in both textual and tabular form. While the most important information is discussed in the text, the tables are provided for completeness and to give a summary view of the performance of our techniques.
Benchmark

Reuse Distance Prediction Results
Patterns
Coverage Accuracy %constant This section reports statistics on reuse distance distribution, and our prediction accuracy and coverage. Tables 1 and 2 list reuse distance distribution, the prediction coverage and accuracy on a per instruction basis. For both floating point and integer programs, over 80% reuse distances remain constant with respect to the varied inputs and to 7% of distances are linear to the data size, although both percentages for integer programs are significantly lower than those of floating-point programs. A significant number of other patterns exist in some programs. For example, in 13.6% of the patterns exhibit a square root (sqrt) distribution pattern. For and we do not report the patterns since all data sizes are identical. Our model predicts all constant patterns.
For floating-point benchmarks, the dynamically weighted coverage is 93.0% on average, improving over the 91.3% average of Fang et al.
In particular, the coverage of is improved from 84.7% to 96.7%. For all floating-point programs except the dynamic coverage is well over 90%. In cas, approximately 3 of the static memory operationsdo not appear in both training runs. If an instruction does not appear during execution for both the test and train data sets, we cannot predict its reuse distance. The average prediction accuracy and coverage of integer programs are lower than those of floating-point programs but still over 90%. The low coverage of occurs because the reuse distance for the test run is greater than that for train. This occurs because of the change in alignment of structures in a cache line with the change in data size.
As mentioned previously, an instruction is not covered if one of the three following conditions is not satisfied: (1) the instruction does not occur in at least one training run, (2) Table 2 . reuse distance prediction
For floating-point benchmarks, our model predicts reuse distance correctly for 97.6% of the covered instructions on average, slightly improving the 96.7% obtained by Fang It predicts the reuse distance accurately for over 95% of the covered instructions for all programs except which is the only benchmark on which we observe significant over-merging. For integer programs, our prediction accuracy for the covered instructions remains high with 93.8% on average and the lowest is 181 which gives 88%. One major reason for the accuracy loss on 181 is because several reuse patterns in the reference run would require super-linear pattern modeling which we do not use. The other major loss is from the cache-line alignment of a few instructions where we predict a positive distance which indeed is zero for the reference run.
In addition to measuring the prediction coverage and accuracy, we measured the number of locality patterns exhibited by each instruction. Table 3 below shows the average percentage of instructions that exhibit 1.2, or more patterns during execution. On average, over 92% of the instructions in floating-point programs and over 83% in integer programs exhibit only one or two reusedistance patterns. This information shows that most instructions have highly focused reuse patterns. To evaluate the effect of merging bins as discussedin Section 3, we report how often instructions whose reuse pattern crosses the original boundaries are merged into a single pattern. On average 14.1%and 30.8%of the original bins are merged for and respectively. This suggests that the distances in floating-point programs are more discrete while they are more continuous in integer programs. For both integer and floating-point programs, the merging significantly improves our reuse distance and miss rate prediction accuracy.
Benchmark
Miss Rate Prediction
Given the predicted reuse distance distribution, we can predict the miss rates of the instructions in a program. For a fully associative cache of a given size, we predict a cache miss for a reference to a particular cache line if the reuse distance to its previous access is greater than the cache size. For set associative caches, we predict the miss rate as if it were a fully associative cache. This model catches the compulsory and capacity misses, but neglects conflict misses.
If the minimum distance of a pattern is greater than the cache size, all accesses in the pattern are considered misses. When the cache size falls in the middle of a pattern, we estimate the miss rates by computing the percentage of the area under the pattern curve that falls to the right of the cache size.
In our analysis, miss-rate prediction accuracy is calculated as actual -predicted predicted)
We glean the actual rates through cache simulation using the same input. Although the predicted miss rate does not include conflict misses, the actual miss rate does. While cache conflicts may affect miss rates significantly in some circumstances, reuse distance alone will not capture conflicts since we assume a fully associative cache. For the SPEC2000 benchmarks that we analyzed, in spite of not incorporating conflict misses in the prediction, our of miss rates is highly accurate. Note that the prediction for L2 cache is identical to that for cache with the predicted cache hits filtered out.
The miss rates reported include all instructions, whether or not they are covered by our prediction mechanism. If the instruction's reuse distance is predictable, then we use the predicted reuse distance distribution to determine the miss rate. If the instruction appears in at least one training run and its reuse distance is not predictable, we use the reuse distance of the larger of the training runs to predict the miss rate. If the instruction does not appear in either training run, we predict a miss rate of 0%.
Experimental Methodology
For miss-rate prediction measurements, we have implemented a cache simulator and embedded it in our analysis routines to collect the number of and L2 misses for each instruction. We use a 2-way set associative cache and a 4-way set associativeL2 cache. Each of the cache configurations uses lines and an LRU replacement policy.
To compare the effectiveness of our miss-rate prediction, we have implemented three miss-rate prediction schemes. The first scheme, called predicted reuse distance (PRD) , uses the reuse distance predicted by our analysis of the training runs to predict the miss rate for each instruction. We use the test and train input sets for the training runs and verify our miss rate prediction using the reference input sets. The second scheme, called reference reuse distance (RRD) , uses the actual reuse distance computed by running the program on the reference input data set to predict the miss rates. RRD represents an upper bound on the effectiveness of using reuse distance to predict cache-miss rates. The third scheme, called test cache simulation (TCS) , uses the miss rates collected from running the test data input set on a cache simulator to predict the miss rate of the same program run on the reference input data set. For comparison, we report L2 miss rate and critical instruction prediction using Fang's approach that assumes a uniform distributionof reuse distances in a pattern (U-PRD) Table 4 reports our miss-rate prediction accuracy for an cache. Examining the table reveals that our prediction method (PRD) predicts the miss rate of instructions with an average 97.5% and 94.4% accuracy for floating-point and integer programs, respectively. On average PRD more accurately predicts the miss rate than TCS, but is slightly less accurate than RRD. Even though TCS can consider conflict misses, PRD still outperforms it on average. Conflict misses tend to be more pronounced in the integer benchmarks, yielding a lower improvement of PRD over TCS on integer codes. In general, PRD does better when the data size increases significantly since PRD can capture the effects of the larger data sets. TCS does better when the data sizes between test, train and reference are similar since TCS includes conflict misses. Table 4. miss rate prediction accuracy Table 5 presents our prediction accuracies for our L2 cache configuration for floating-point and integer programs, respectively. Table 6 provides a summary of the results for three other L2 associativities. As can be seen, these results show that PRD is effective in predicting L2 misses for a range of associativities. We will limit our detailed discussion to the 4-way set associative cache. On average, smaller associativity sees slightly worse results.
Miss-rate Prediction Accuracy
PRD has a 92.1% and 92.4% miss-rate prediction accuracy for floating-point and integer programs, respectively. PRD outperforms TCS on all programs in except and In general, the larger reuse distances are handled much better with PRD than TCS, giving the larger increase in prediction accuracy compared to the L l cache. For the data size does not change, so TCS outperforms both PRD and RRD. For a significant number of misses occur for instructions that do not appear in either training run. For PRD outperforms TCS on all programs except where the gain of TCS is negligible. For the L2 miss rate is quite low (0.02%). In addition, the coverage is low because the reuse distance for the test for some instructions is larger than the reuse distance for train due to a change in alignment in the cache line. As a result, TCS is better able to predict the miss rate since PRD will overestimate the miss rate. PRD outperforms U-PRD for all programs except For this program, U-PRD a larger miss rate, but due to conflict misses, the miss rate is realized. The difference between PRD and U-PRD is more pronounced for integer programs than floatingpoint programs. This shows that assuming a uniform distribution of reuse distances in a pattern leads to less desirable results. This difference in effectiveness becomes more pronounced when identifying critical instructions as shown in the next section.
In general, PRD is much more effective than TCS for large reuse distances. This is extremely important since identifying L2 misses is significantly more important than misses because of the miss latency difference. In the next section, we show that TCS is inadequate for identifying the most important L2 misses and that PRD is quite effective.
Identifying Critical Instructions
For static or dynamic optimizations, we are interested in the critical instructions which generate a large fraction (95%) of the cumulative L2 misses. In this section, we show that we can predict most of the critical instructions accurately. We also observe that the locality patterns of the critical instructions tend to be more diversethan non-critical instructions and tend to exhibit fewer constant patterns.
To identify the actual critical instructions, we perform cache simulation on the reference input. To predict critical instructions, we use the execution frequency in one training run to estimate the relative contribution of the number of misses for each instruction given the total miss rate. We then compare the predicted critical instructions with the real ones and show the prediction accuracy weighted by the absolute number of misses. shows a very low accuracy because of low prediction coverage. The unpredictable instructions in contribute a significant number of misses. The critical instruction accuracy for is lower than average because two critical instructions are not predictable. In the train run for the instructions exhibit a reuse distance of 0. However, in the test run, the reuse distance is very large. This is due to the fact that the instructions reference data contained within a cache line in the train run and data that appear in different cache lines in the test run due to the data of the memory allocator. In a number of the critical instructions only appear in the train data set. For this data set, these instructions do not generate L2 misses and are, therefore, not critical. Since we use the train reuse distance to predict misses in this case, our mechanism is unable to identify these instructions as critical. For a number of the critical instructions have unpredictable patterns. This makes predicting the reference reuse distance difficult and prevents PRD from recognizing these instructions as critical. Note that we do not report statistics for because the L2 miss rate is nearly 0%. Comparing the accuracy of TCS in identifying critical we see that TCS is considerably worse when compared with its relative miss-rate prediction accuracy. This is because TCS mis-predicts the miss rate more often for the longer reuse distance instructions (more likely critical) since its prediction is not sensitive to data size. U-PRD performs significantly worse than PRD, on average, for This is because the enhanced pattern formation presented in Section 3 is able to characterize the reuse distance patterns better in integer programs. For and U-PRD identifies more of the actual critical loads, but it also identifies a higher percentage of loads as critical that are not critical. In general, U-PRD identifies 1.6 times as many false critical instructions compared to PRD, even though the absolute number is quite low on average for both techniques. We tested critical instruction prediction on the other three associativities listed in Table 6 and, on average, the associativity of the cache does not affect the accuracy of our prediction for critical instructions significantly.
only noticeable difference occurred on the 2-way set associative cache for and For this cache configuration, conflict misses play a larger role for these three applications, resulting in a lower critical instruction prediction accuracy.
Finally, Table 7 shows that the number of critical instructions in most programs is very small. These results show that reuse distance can be used to allow compilers to target the most important instructions for optimization effectively.
Critical instructions tend to have more diverse locality patterns than non-critical instructions. Table 8 reports the distribution of the number of locality patterns for critical instructions using dynamic weighting. We find that the distribution is more diverse than that shown in Table 3 . Although less than 20% of the instructions on average have more than 2 patterns, the average goes up to over 40% when considering only critical instructions.
Table 8. Critical instruction locality patterns
Critical instructions also tend to exhibit a higher percentage of non-constant patterns than non-critical instructions. Critical instructions in have an average of 12.7% all constant patterns and an average of 10.8% in Since this data reveals that critical instructions are more sensitive to data size, it is important to predict reuse distance accurately in order to apply optimization to the most important memory operations.
Memory Disambiguation
Mis-speculation of memory operations can counteract the performance advantage of speculative execution. When a speculation occurs, the speculative load and dependent instructions need to be re-executed to restore the state. Therefore, a good memory disambiguation strategy is critical for the performance of speculative execution. This section describes a novel profile-based memory disambiguation technique based on the instruction-based memory distance prediction model discussed in Section 3 with a few extensions. In this section, we introduce two new forms of memory distance -access distance and value distance -and explore the potential of using them to determine which loads in a program may be speculated. The access distance of a memory reference is the number of memory instructions between a store to and a load from the same address. The value distance of a reference is defined as the access distance of a load to the first store in a sequence of stores of the same value. Differing from cache miss prediction which is sensitive to relatively large distances, we focus on shorter access and value distances that may cause memory order violations.
Access Distance and Speculation
For speculative execution, if a load is sufficiently far away from the previous store to the same address, the load will be a good speculative candidate. Otherwise, it will likely cause a mis-speculation and introduce penalties. The possibility of a speculation depends on the distance between the store and the load as well as the instruction window size, the queue size, and machine state. Taking all these factors into account, we examine the effectiveness of access distance in characterizing memory dependences. Although it is also advisable to consider instruction distance (the number of instructionsbetween two references to the same address) with respect to instruction window size, we observe that instruction distance typically correlates well to access distance and using access distance only is sufficient.
When we know ahead of real execution the backward access distance of a load, we can mark the load speculative if the distance is greater than a threshold. We mark the load as non-speculative, otherwise. During execution, only marked speculative loads are allowed for speculative scheduling. In Section 5.4, our experimental results show that a threshold value of 10 for access distance yields the best performance for our system configuration.
The access distance prediction is essentially the same as the reuse distance prediction. Instead of collecting reuse distances in the training runs, we need to track access distances. A difficulty here is that we need to mark speculative loads before the real execution using the real inputs. Reuse distance prediction in Section 3 uses sampling at the beginning of the program execution to detect the data-set size and then applies prediction to the rest of the execution. For a system supporting adaptive compilation, the compiler may mark loads after the input data size is known and adaptively apply access distance analysis. In our method, we do Figure 3 . PMSF Illustration not require knowledge of the data size ahead of the real execution and thus do not require either sampling or adaptive compilation. Instead, we base our access-distanceprediction solely on two training runs.
Our method collects the access distances for two training runs and then predicts the access distance pattern for each load instruction for a presumably larger input set of unknown size. Two facts suggested by Tables 1 and 2 make this prediction plausible: most access distances are constant across inputs and a larger input typically increasesthe non-constantdistances. Since a constant pattern does not change with respect to the data size, the access distance is predictable without data-size sampling. We also predict a lower bound for a non-constantaccess distance assumingthat the new input size is larger than the training runs. Since the fitting functions are monotonically increasing, we take the lower bound of the access distance pattern for the larger training set as the lower bound on the access distance. If the predicted lower bound is greater than the speculation threshold, we mark the load as speculative.
We define thepredicted mis-speculationfrequency (PMSF) of a load as the frequency of occurrences of access distances less than the threshold. We mark a load as when its PMSF is less than 5%. The PMSF of a load is the ratio of the frequencies of the Patterns on the left of the threshold over the total frequencies. When the patterns are all greater or all less than the threshold, it is straightforward to mark the instruction as speculative or speculative,respectively. For the cases illustrated by Figures and the threshold sits between patterns or intersects one of the patterns. We presume that the occurrences of distances less than the threshold will more likely cause mis-speculations but the occurrences greater than the threshold can still bring performance gains. When the threshold does not intersect any of the access distance patterns, the PMSF of a load is the total frequencies of the patterns less than the threshold divided by the total frequency of all patterns. When the threshold value falls into a pattern, we calculate the mis-speculation frequency of that pattern as Onder and have shown that when multiple successive stores to the same address write the same value, a subsequent load to that addressmay be safelymoved prior to all of those stores except the first as long as the memory order violation detection hardware examines the values of loads and stores. Given the following sequence of memory operations, 1: s t o r e 2: s t o r e 3: s t o r e as, 4: load where through are memory addresses and through are the values associated with those addresses. If = = a3 = = and then the load may be moved ahead of the third store, but not the second using a value-based approach.
Value Distance and Speculation
We call the access distance of a load to the first store in a sequence of stores of the same value the value distance of that load. To compute the value distance of a load, we modify our access distance tool to ignore subsequent stores to the same memory location with the same value. In this way, we only keep track of the stores that change the value of the memory location.
Similar to access distance prediction, we can predict value distance distribution for each instruction. Note that the value distance of an instance of a load is no smaller than the access distance. By using value distances and the supporting hardware, we can mark more instructions as speculative.
Experimental Design
To examine the performance of memory distance based memory disambiguation,we use the FAST micro-architectural simulator based upon the MIPS instruction set
The simulated architecture is an out-of-order superscalar pipeline which can fetch, dispatch and issue 8 operations per cycle. A 128 instruction central window, and a load store queue of 128 elements are simulated. Two memory pipelines allow simultaneous issuing of two memory operations per cycle, and a perfect data cache is assumed. The assumption of perfect cache eliminates ill effects of data cache misses which would affect scheduling decisions as they may alter the order of memory operations. We believe the effectiveness of any memory dependence predictor should be evaluated upon whether or not the predictor can correctly identify the times that load instructions should be held and the times that the load instructions should be allowed to execute speculatively. However, for completeness we also examine the performance of the benchmark suite when using a 32KB direct-mapped non-blocking cache with a latency of 2 cycles and a I MB 2-way set associative LRU L2 cache with a latency of 10 cycles. Both caches have a line size of 64bytes.
For our test suite, we use a subset of the C and Fortran 77 benchmarks in the SPEC benchmark suite. The programs missing from SPEC include all Fortran 90 and C++ programs, for which we have no compiler, and five programs and which could not be compiled and run correctly with our simulator. For compilation, we use gcc-2.7.2 with the -03 optimization flag. Again, we use the test and train input sets for training and generating hints, and then test the performance using the referenceinputs.
Since we perform our analysis on MIPS binaries, we cannot use ATOM as is done in Section 3. Therefore, we add the same instrumentation to our micro-architectural simulator to gather memory distance statistics. To compute which loads should be speculated we augment the MIPS instruction set with an additional opcode to indicate a load that may be speculated.
Results
In this section, we report the results of our experiment using access distance for memory disambiguation. Note that we do not report access and value distance prediction accuracy since the are similar to those for reuse distance prediction. Given this, we report the raw data using a number of speculationschemes.
Bench
5.4.1
We have run our benchmark suite using five different memory disambiguation schemes: access distance, no speculation, blind speculation, perfect disambiguationand store sets using varied table sizes
The no-speculation scheme always assumes a load and store are dependent and the blind-speculation scheme always assumes that a load and store are independent. Perfect memory disambiguation never mis-speculates with the assumption that it always knows ahead the addresses accessed by a load and store operation. The store set schemes use a hardware table to record the set of stores with which a load has experienced memory-order violations in the past. Figures 4 and 5 
Figure 4. address-based IPC
As can be seen in Figure 4 , on the floating-pointprograms, the access-distance-basedmemory disambiguation scheme achieves a harmonic mean performance that is between and entry store set techniques. It reduces the 34% performance gap for blind speculation to with respect to the perfect memory disambiguation. It also perfonns within 5% of the 16K-entry store set. This 5% performance gap is largely from and where the 16K store set outperforms our profile-based scheme by at least 8%. For these three benchmarks, we observe that the access-distance-based scheme suffers over a 1% miss speculation rate. A special case is for which all speculation schemes degrade the performance. The 16K store set degradesperformance by 13%. The based scheme lowers this performance degradation to less than 1%. has excessive number of short distance loads. The technique blocks speculationsfor these loads. Although the store set scheme does not show a substantially higher number of speculated loads, we suspect that its performance loss stems from some pathological mis-speculations where the penalty is high.
Figure reports performance for the integer benchmarks. The average gap between blind speculation and the perfect scheme is compared to an average 34% performance gap for suggesting a smaller improvement space. The blind scheme is marginally better than no speculation. This negligible improvement is due to high mis-speculation rates and fewer opportunities for speculation. The access-distance-based scheme reduces the 23% performance gap of blind speculation with respect to perfect disambiguation to 13%. Access distance performs close to a entry store set scheme and within 10% of the 16K-entry scheme. Three benchmarks, and contribute most of this performance disparity. These three benchmarks show the highest rates for the access-distance scheme.
access perfect Figure 5 .
address-based IPC
The mis-speculation rates for the memory-distance schemes are generally higher than those of store set, but much lower than those of blind speculation. The relative high mis-speculation rate of the profile-based schemes are mostly because they cannot adjust to dynamic program behaviors. Our memory-distance schemes mark a load as non-speculativewhen 95% of its predicted memory distances are greater than a threshold. This could cause up to 5% mis-speculation of an instruction. The mis-speculation rate and performance are sensitive to the threshold values. We examined thresholds of 4, 8, 10, 12, 16, 20 and 24 . On average, a threshold value of is the best. However, other thresholds yield good results for individual benchmarks. For instance, favors a threshold of 12. Table 9 gives the harmonic mean IPC of our benchmark suite using address-based exception checking with the cache model instead of a perfect memory hierarchy. As can be seen by the results, the relative performance of our technique remains similar for but improves for The performance improves because cache misses hide the effects of the reduced prediction accuracy obtained by our access distance model. 
with Value-Based Exception Checking
Value-distance-based speculation, the store set technique, and blind speculation can all take advantage of value-based exception checking in order to reduce memory order violations. Figures 6 and 7 show the performance of these three schemes where the value-based exception checking is used. Table 10 reports the harmonic mean IPC achieved using the cache model instead of the perfect memory hierarchy. For all schemes, on average, the value-based exception checking improves performance over the corresponding address-based schemes since some of the address conflictscan be ignored due to value redundancy. For floating-point benchmarks, blind speculation gains over 12% because of a significant reduction in the mis-speculationrate. On average, the value-distance-based scheme and store set improve 3 to 5%. Although the value-distance scheme still performs below the store set technique, value-distance prediction is still needed when using value-basedexception checking.
For integer programs, the improvement obtained by using value-based exception checking is notably smaller than that for floating-pointprograms. The value-distance scheme shows an improvement of 3% while the store set techniques all improve less than 2.5%. We attribute this to fewer value redundancies in integer benchmarks and the smaller performance gap between blind speculation and perfect memory disambiguation. Cache simulation can supply accurate miss rates and even performance impact for a cache configuration; however, the simulation itself is costly and impossible to apply during dynamic optimization on the fly. et al., present a stack algorithm to measure cache misses for different cache sizes in one run Sugumar and Abraham use algorithm to characterize capacity and conflictmisses. They present three techniques for fast simulation of optimal cache replacement.
Many static models of locality exist and may be utilized by the compiler to predict cache misses 12, 13,231. Each of these models is restricted in the types of array subscript and loop forms that can be handled. Furthermore, program inputs, which determine, for instance, symbolic bounds of loops, remain a problem for all aforementionedstatic analyses.
Work in the area of dynamic memory disambiguation has yielded increasingly better results [3, 7, Moshovos and have studied memory disambiguation and the communication through memory extensively The predictors they have designed aim at precisely identifying the pairs involved in the communication. Various patents also exist which identify those loads and stores that cause memory order violations and synchronizingthem when they are encountered. and [3] introduce the store set concept which allows using direct mapped structures without explicitly aiming to identify the loadlstore pairs precisely. Onder has proposed a light-weight memory dependence predictor which uses multiple speculation levels in the hardware to direct load speculation. Onder and Gupta have shown that the restriction of issuing store instructions in-order can be removed and store instructions can be allowed to execute out-of-order if the memory order violation detection mechanism is modified appropriately. Furthermore, they have shown that memory order violation detection can be based on values, instead of addresses. Our work in this paper uses this memory order violation detection algorithm.
Conclusions and Future Work
In this paper, we have demonstrated that memory distance is predictable on a per instructionbasis for both integer and floatingpoint programs. On average, over 90% of all memory operations executed in a program are predictable with a 97% accuracy for floating-pointprograms and a 93% accuracy for integer programs. In addition, the predictable reuse distances translate to predictable miss rates for the instructions. For a 2-way set associative cache, our miss-rate prediction accuracy is 96% for floatingpoint programs and 89% for integer programs, and for a way set associative L2 cache, our miss-rate prediction accuracy is over 92% for floating-point and integer programs. Most importantly, our analysis accurately identifies the critical instructions in a program that contribute to 95% of the program's L2 misses. On average, our method predicts the critical instructions with a 92% accuracy for floating-point programs and a 89% accuracy for integer programs for a 4-way set associative L2 cache. In addition to predicting large memory distances accurately for critical instruction detection, we have shown that our analysis can effectively predict small reuse distances. Our experiments show that without a dynamic memory disambiguator we can disambiguate memory references using access and value distance and achieve performance within 5-10%of a store-set predictor.
The next step in our research will apply critical instruction detection to cache optimization. We are currently developing a mechanism based upon informing memory operations to overlap both cache misses and branch misprediction recovery. We also believe that our work in memory disambiguation has significant potential for EPIC architectures where the compiler is completely responsible for identifying and scheduling loads for speculative execution. We are currently applying based memory disambiguation to speculative load scheduling for the Intel IA-64. We expect that significant performance improvement will be possible with our technique.
In order for significant gains to be made in improving program performance, compilers must improve the performance of the memory subsystem. Our work is a step in opening up new avenues of research through the use of feedback-directed and dynamic optimization in improving program locality and memory disambiguationthrough the use of memory distance.
